SMS44 datasheet(10/16 Pages) SUMMIT

No. de pieza	SMS44

Descripción Electrónicos	Highly Programmble Voltage Supervisory Circuit

PDF	16 Pages

Scroll/Zoom	100%

Fabricante Electrónico	SUMMIT [Summit Microelectronics, Inc.]

Página de inicio	http://www.summitmicro.com

Logo

10 / 16 page

SMS44

2047 2.3 10/23/00

SUMMIT MICROELECTRONICS, Inc.

The delay from VPTH0 until PUP#1 low is tPDLY1. There is

a similar tPDLYX delay for V1 to PUP#2 and V2 to PUP#3.

They are programmed in register 7. See Figure 5.

Sequencing will always occur as indicated in the flow

chart.

MEMORY OPERATION

Data for the configuration registers and the memory array

are read and written via an industry standard two-wire

interface. The bus was designed for two-way, two-line

serial communication between different integrated cir-

cuits. The two lines are a serial data line (SDA) and a serial

clock line (SCL). The SDA line must be connected to a

positive supply by a pull-up resistor, located somewhere

on the bus.

See Memory Operating Characteristics:

Table 8 and Figure 8.

Figure 7. Sequence Flow Chart

Yes

Sequencing

Enabled

>VPTH?

Turn On PUP#1

2047 Fig07 2.1

tPDLY1

Yes

>VPTH?

Turn On PUP#2

tPDLY2

Yes

>VPTH?

Turn On PUP#3

tPDLY3

SMS44 Datasheet(PDF) 10 Page - Summit Microelectronics, Inc.