Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD9986BBPZ-4D2AC Datasheet(PDF) 26 Page - Analog Devices

No. de pieza AD9986BBPZ-4D2AC
Descripción Electrónicos  4T2R Direct RF Transmitter and Observation Receiver
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9986BBPZ-4D2AC Datasheet(HTML) 26 Page - Analog Devices

Back Button AD9986BBPZ-4D2AC Datasheet HTML 22Page - Analog Devices AD9986BBPZ-4D2AC Datasheet HTML 23Page - Analog Devices AD9986BBPZ-4D2AC Datasheet HTML 24Page - Analog Devices AD9986BBPZ-4D2AC Datasheet HTML 25Page - Analog Devices AD9986BBPZ-4D2AC Datasheet HTML 26Page - Analog Devices AD9986BBPZ-4D2AC Datasheet HTML 27Page - Analog Devices AD9986BBPZ-4D2AC Datasheet HTML 28Page - Analog Devices AD9986BBPZ-4D2AC Datasheet HTML 29Page - Analog Devices AD9986BBPZ-4D2AC Datasheet HTML 30Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 37 page
background image
Data Sheet
AD9986
TYPICAL PERFORMANCE CHARACTERISTICS
analog.com
Rev. 0 | 26 of 37
Figure 24. DAC0 Fundamental Output Power vs. fOUT Across fDAC, at 0
dBFS Digital Back-Off, Measured on a Laboratory Evaluation Board, the
AD9986-FMCB-EBZ has a Different PCB Layout that can Result in a Different
Frequency Response when Compared to a Laboratory Evaluation Board
Figure 25. Single Sideband Phase Noise vs. Frequency Offset for Different
Clock Input Power (PCLK ), fOUT = 1.8 GHz, External 12 GHz Clock Input with
Clock PLL Disabled
Figure 26. Single-Tone NSD Measured at 10% Offset from fOUT vs. fOUT over
fDAC, Shuffle On, 16-Bit Resolution, 15C Mode
Figure 27. Single Sideband Phase Noise vs. Frequency Offset for Different
PLL Reference Clocks (fREF), fOUT = 1.8 GHz, fDAC = 12 GSPS, PLL Enabled
with Exception of External 12 GHz Clock Input
with Clock PLL Disabled
Figure 28. Single Sideband Phase Noise vs. Frequency Offset for Different
DAC Output Frequencies (fOUT), External 12 GHz Clock Input with Clock PLL
Disabled
Figure 29. Single-Tone NSD Measured at 10% Offset from fOUT vs. fOUT over
fDAC, 12-Bit Resolution, Shuffle On, 24C Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com