Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

STMIPID02 Datasheet(PDF) 14 Page - STMicroelectronics

No. de pieza STMIPID02
Descripción Electrónicos  Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STMIPID02 Datasheet(HTML) 14 Page - STMicroelectronics

Back Button STMIPID02 Datasheet HTML 10Page - STMicroelectronics STMIPID02 Datasheet HTML 11Page - STMicroelectronics STMIPID02 Datasheet HTML 12Page - STMicroelectronics STMIPID02 Datasheet HTML 13Page - STMicroelectronics STMIPID02 Datasheet HTML 14Page - STMicroelectronics STMIPID02 Datasheet HTML 15Page - STMicroelectronics STMIPID02 Datasheet HTML 16Page - STMicroelectronics STMIPID02 Datasheet HTML 17Page - STMicroelectronics STMIPID02 Datasheet HTML 18Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 50 page
background image
8.4
Sensor switching mechanism
The flow chart below explains the sensor switching mechanism. If one sensor is streaming and the other is not we
are in state1. If both sensors are not streaming, we are in state2.
It is forbidden that both sensors stream simultaneously while switching. To switch sensors, it is obligatory to be in
state1 or state2 .
Figure 9. Sensor switching mechanism
Stop streaming sensor 1
Reset STMIPID02 with
Program STMIPID02
hard reset
according sensor 2 if needed
Program sensor 2
and start streaming
= State 1
= State 2
Sensor 1 streaming
Sensor 2 stopped
8.5
Error signal
Below is an accumulated status of all errors found in the chip.
1.
Status of all errors from all D-PHY’s
2.
Checksum and ECC failures of CSI reception
3.
ccp_shift_sync, ccp_false_sync and ccp_crc_error of CCP reception
The individual status of an error can be checked on the respective I2C register bit. The status can be cleared by
programming Mode_reg2[6] register.
8.6
INT signal
This is a status showing reception of a short packet in the CSI stream. The user needs to clear the status by
programming Clock_control_reg1[5] to observe the next short packet. If the user does not clear this bit then he
may miss the transition on the INT ball when the next short packet is observed. The application of short packet
interrupts is not envisioned yet.
STMIPID02
Sensor switching mechanism
DS12803 - Rev 1
page 14/50



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com