| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD9517-2A/PCBZ Datasheet(PDF) 54 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9517-2A/PCBZ Datasheet(HTML) 54 Page - Analog Devices |
|
54 / 80 page ![]() AD9517-2 Data Sheet Rev. F | Page 54 of 80 CS SCLK DON'T CARE DON'T CARE 16-BIT INSTRUCTION HEADER REGISTER (N) DATA REGISTER (N + 1) DATA SDIO DON'T CARE DON'T CARE A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 D1 D0 R/W W1 W0 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 Figure 68. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes Data CS SCLK SDIO tHIGH tLOW tCLK tS tDS tDH tC BIT N BIT N + 1 Figure 69. Serial Control Port Timing—Write Table 50. Serial Control Port Timing Parameter Description tDS Setup time between data and rising edge of SCLK tDH Hold time between data and rising edge of SCLK tCLK Period of the clock tS Setup time between CS falling edge and SCLK rising edge (start of communication cycle) tC Setup time between SCLK rising edge and CS rising edge (end of communication cycle) tHIGH Minimum period that SCLK should be in a logic high state tLOW Minimum period that SCLK should be in a logic low state tDV SCLK to valid SDIO and SDO (see Figure 67) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |