ADA4255ACPZ-R7 datasheet(31/64 Pages) AD

No. de pieza	ADA4255ACPZ-R7

Descripción Electrónicos	Zero Drift, High Voltage, Programmable Gain Instrumentation Amplifier with Charge Pump

PDF	64 Pages

Scroll/Zoom	100%

Fabricante Electrónico	AD [Analog Devices]

Página de inicio	http://www.analog.com

Logo

31 / 64 page

Data Sheet

ADA4255

THEORY OF OPERATION

analog.com

Rev. 0 | 31 of 64

When configured for SCS mode, communication with the ADA4255

and all slave devices follows a predefined pattern. The first CS

pulse is passed to the first GPIOx that is set up for SCS mode, ef-

fectively communicating with the first slave device. Subsequent CS

pulses progress through any GPIOx pins configured for SCS mode

in ascending order. The last CS pulse addresses the ADA4255

itself. This pattern repeats until SCS mode is disabled.

Figure 92 and Figure 93 show the ADA4255 operating in SCS

mode with GPIO0 and GPIO1 communicating with two slave devi-

ces. GPIO0 is connected to the CS line of an ADC, and GPIO1 is

connected to the CS line of a digital-to-analog converter (DAC).

Figure 92. Typical SCS Implementation with Devices Without SDO Tristate Support

Figure 93. Typical SCS Implementation with All Devices Supporting SDO Tristate

ADA4255ACPZ-R7 Datasheet(PDF) 31 Page - Analog Devices