| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
A6986ITR Datasheet(PDF) 35 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
A6986ITR Datasheet(HTML) 35 Page - STMicroelectronics |
|
35 / 62 page ![]() Figure 40. Slave-to-master mode transition The external master can force a latched SLAVE mode driving the SYNCH pin low at power-up, before the soft-start begins the switching activity. So the oscillator frequency is 250 kHz typ. fixed until a new UVLO event is triggered regardless of FSW resistor value, that otherwise counts to design the slope compensation. The same considerations above are also valid. The master driving capability must be able to provide the proper signal levels at the SYNCH pin (see Section 3 ): • Low level < VSYN THL = 0.7 V sinking 5 mA • High level > VSYN THH = 1.2 V sourcing 0.7 mA Figure 41. Master driving capability to synchronize the A6986I A6986I Synchronization DS13481 - Rev 2 page 35/62 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |