Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

8SF3P6TR Datasheet(PDF) 77 Page - STMicroelectronics

No. de pieza 8SF3P6TR
Descripción Electrónicos  Value line, 16-MHz STM8S 8-bit MCU, 8-Kbyte Flash memory, 128-byte data EEPROM, 10-bit ADC, 3 timers, UART, SPI, I²C
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

8SF3P6TR Datasheet(HTML) 77 Page - STMicroelectronics

Back Button 8SF3P6TR Datasheet HTML 73Page - STMicroelectronics 8SF3P6TR Datasheet HTML 74Page - STMicroelectronics 8SF3P6TR Datasheet HTML 75Page - STMicroelectronics 8SF3P6TR Datasheet HTML 76Page - STMicroelectronics 8SF3P6TR Datasheet HTML 77Page - STMicroelectronics 8SF3P6TR Datasheet HTML 78Page - STMicroelectronics 8SF3P6TR Datasheet HTML 79Page - STMicroelectronics 8SF3P6TR Datasheet HTML 80Page - STMicroelectronics 8SF3P6TR Datasheet HTML 81Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 103 page
background image
DS7147 Rev 10
77/103
STM8S003F3 STM8S003K3
Electrical characteristics
87
Figure 37. Recommended reset pin protection
9.3.8
SPI serial peripheral interface
Unless otherwise specified, the parameters given in Table 43 are derived from tests
performed under ambient temperature, fMASTER frequency and VDD supply voltage
conditions. tMASTER = 1/fMASTER.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (NSS, SCK, MOSI, MISO).
MSv36491V1
External
reset
circuit
0.1 μF
NRST
Filter
STM8
(Optional)
VDD
RPU
Table 43. SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK
1/tc(SCK)
SPI clock frequency
Master mode
0
8
MHz
Slave mode
0
7
tr(SCK)
tf(SCK)
SPI clock rise and fall time Capacitive load: C = 30 pF
-
25
ns
tsu(NSS)(1) NSS setup time
Slave mode
4 x tMASTER
-
th(NSS)(1)
NSS hold time
Slave mode
70
-
tw(SCKH)(1)
tw(SCKL)(1)
SCK high and low time
Master mode
tSCK/2 - 15
tSCK/2 + 15
tsu(MI) (1)
tsu(SI)(1)
Data input setup time
Master mode
5
-
Slave mode
5
-
th(MI) (1)
th(SI)(1)
Data input hold time
Master mode
7
-
Slave mode
10
-
ta(SO)(1)(2) Data output access time
Slave mode
-
3 x tMASTER
tdis(SO)(1)(3) Data output disable time
Slave mode
25
-
tv(SO) (1)
Data output valid time
Slave mode (after enable edge)
-
65
tv(MO)(1)
Data output valid time
Master mode (after enable edge)
-
30
th(SO)(1)
Data output hold time
Slave mode (after enable edge)
27
-
th(MO)(1)
Master mode (after enable edge)
11
-
1. Values based on design simulation and/or characterization results, and not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com