| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
L64733 Datasheet(PDF) 21 Page - LSI Computer Systems |
|
|
|||||||||||||||||||||||||||||
L64733 Datasheet(HTML) 21 Page - LSI Computer Systems |
|
21 / 48 page ![]() L64733/L64734 Tuner and Satellite Receiver Chipset 21 Tuner Control Interface The Tuner Control interface contains signals that control the L64733 Tuner IC. FLCLK Filter Control Clock Output FLCLK is the output of a programmable integer value divider clocked by the demodulator sampling clock, PCLK. The division ratio can be programmed with register bits. The frequency of FLCLK multiplied by 16 is the 3 dB cutoff of the programmable low-pass filters on the L64733. INSEL RF Input Select Output When INSEL is asserted, the L64733 tuner selects the normal mode. When INSEL is deasserted, the L64733 selects the Loop-Through mode. Typical Operating Circuit Figure 7 is a diagram of a typical operating circuit for the chipset, including external components. Not all external components are shown. See the L64733/34 Evaluation Board User’s Guide for complete schematic details. |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |