EP9302 datasheet(13/42 Pages) CIRRUS

No. de pieza	EP9302

Descripción Electrónicos	High-speed ARM9 System-on-chip Processor with MaverickCrunch

PDF	42 Pages

Scroll/Zoom	100%

Fabricante Electrónico	CIRRUS [Cirrus Logic]

Página de inicio	http://www.cirrus.com

Logo

13 / 42 page

DS653PP3

EP9302

High-speed ARM9 System-on-chip Processor with MaverickCrunch

Timings

Timing Diagram Conventions

This data sheet contains one or more timing diagrams. The following key explains the components used in these

diagrams. Any variations are clearly labelled when they occur. Therefore, no additional meaning should be attached

unless specifically stated.

Figure 1. Timing Diagram Drawing Key

Timing Conditions

Unless specified otherwise, the following conditions are true for all timing measurements.

•TA = 0 to 70° C

• CVDD = VDD_PLL = 1.8V

•RVDD = 3.3 V

• All grounds = 0 V

• Logic 0 = 0 V, Logic 1 = 3.3 V

• Output loading = 50 pF

• Timing reference levels = 1.5 V

• The Processor Bus Clock (HCLK) is programmable and is set by the user. The frequency is typically between

33 MHz and 100 MHz (92 MHz for industrial conditions).

Clock

High to Low

High/Low to High

Bus Change

Bus Valid

Undefined/Invalid

Valid Bus to Tristate

Bus/Signal Omission

EP9302 Datasheet(PDF) 13 Page - Cirrus Logic