CS61310 datasheet(6/30 Pages) CIRRUS

6 / 30 page

CS61310

DS440F1 FEB ‘03

T1 SWITCHING CHARACTERISTICS

(TA = -40

°Cto85°C; TV+, RV+ = 5.0 V ±5%;

GND = 0 V; Inputs: Logic 0 = 0 V, Logic 1 = RV+; See Figures 1, 2, & 3)

Notes: 17. MCLK provided by an external source or TCLK.

18. RCLK duty cycle will be 62.5% or 37.5% when jitter attenuator FIFO limits are reached.

19. At max load of 1.6 mA and 50 pF.

20. Host Mode (CLKE = 1).

21. Host Mode (CLKE = 0)

Parameter

Symbol

Min

Typ

Max

Units

TCLK Frequency

ftclk

1.544

MHz

TCLK Duty Cycle

(Note 12) tpwh2/tpw2

MCLK Frequency

(Note 17)

fmclk

1.544

MHz

RCLK Duty Cycle

(Notes 12, 18) tpwh1/tpw1

Rise Time, All Digital Outputs

(Note 19)

Fall Time, All Digital Outputs

(Note 19)

TPOS/TNEG to TCLK Falling Setup Time

tsu2

TCLK Falling to TPOS/TNEG Hold Time

th2

RPOS/RNEG Valid Before RCLK Falling

(Note 20)

tsu1

150

274

RPOS/RNEG Valid Before RCLK Rising

(Note 21)

tsu1

150

274

RPOS/RNEG Valid After RCLK Falling

(Note 20)

th1

150

274

RPOS/RNEG Valid After RCLK Rising

(Note 21)

th1

150

274

CS61310 Datasheet(PDF) 6 Page - Cirrus Logic

CS61310 Datasheet(HTML) 6 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Descarga

Enlace URL