8086-2 datasheet(5/30 Pages) INTEL

5 / 30 page

8086

Table 1. Pin Description

(Continued)

Symbol

Pin No.

Type

Name and Function

QS1, QS0

24, 25

QUEUE STATUS:

The queue status is valid during the CLK cycle after

which the queue operation is performed.

QS1 and QS0 provide status to allow external tracking of the internal

8086 instruction queue.

QS1

QS0

Characteristics

0 (LOW)

No Operation

First Byte of Op Code from Queue

1 (HIGH)

Empty the Queue

Subsequent Byte from Queue

The following pin function descriptions are for the 8086 in minimum mode (i.e., MN/MX

e VCC). Only the pin

functions which are unique to minimum mode are described; all other pin functions are as described above.

M/IO

STATUS LINE:

logically equivalent to S2 in the maximum mode. It is used to

distinguish a memory access from an I/O access. M/IO becomes valid in

the T4 preceding a bus cycle and remains valid until the final T4 of the cycle

e HIGH, IO e LOW). M/IO floats to 3-state OFF in local bus ‘‘hold

acknowledge’’.

WRITE:

indicates that the processor is performing a write memory or write

I/O cycle, depending on the state of the M/IO signal. WR is active for T2, T3

and TW of any write cycle. It is active LOW, and floats to 3-state OFF in

local bus ‘‘hold acknowledge’’.

INTA

INTA:

is used as a read strobe for interrupt acknowledge cycles. It is active

LOW during T2, T3 and TW of each interrupt acknowledge cycle.

ALE

ADDRESS LATCH ENABLE:

provided by the processor to latch the

address into the 8282/8283 address latch. It is a HIGH pulse active during

T1 of any bus cycle. Note that ALE is never floated.

DT/R

DATA TRANSMIT/RECEIVE:

needed in minimum system that desires to

use an 8286/8287 data bus transceiver. It is used to control the direction of

data flow through the transceiver. Logically DT/R is equivalent to S1 in the

maximum mode, and its timing is the same as for M/IO. (T

e HIGH, R e

LOW.) This signal floats to 3-state OFF in local bus ‘‘hold acknowledge’’.

DEN

DATA ENABLE:

provided as an output enable for the 8286/8287 in a

minimum system which uses the transceiver. DEN is active LOW during

each memory and I/O access and for INTA cycles. For a read or INTA cycle

it is active from the middle of T2 until the middle of T4, while for a write cycle

it is active from the beginning of T2 until the middle of T4. DEN floats to 3-

state OFF in local bus ‘‘hold acknowledge’’.

HOLD,

31, 30

I/O

HOLD:

indicates that another master is requesting a local bus ‘‘hold.’’ To be

acknowledged, HOLD must be active HIGH. The processor receiving the

HLDA

‘‘hold’’ request will issue HLDA (HIGH) as an acknowledgement in the

middle of a T4 or Ti clock cycle. Simultaneous with the issuance of HLDA

the processor will float the local bus and control lines. After HOLD is

detected as being LOW, the processor will LOWer the HLDA, and when the

processor needs to run another cycle, it will again drive the local bus and

control lines. Hold acknowledge (HLDA) and HOLD have internal pull-up

resistors.

The same rules as for RQ/GT apply regarding when the local bus will be

released.

HOLD is not an asynchronous input. External synchronization should be

provided if the system cannot otherwise guarantee the setup time.

8086-2 Datasheet(PDF) 5 Page - Intel Corporation

8086-2 Datasheet(HTML) 5 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Descarga

Enlace URL