SYNPWM datasheet(39/57 Pages) FEELING

39 / 57 page

FM8P73B

Web site: http://www.feeling-tech.com.tw

Rev1.0 Nov 20, 2013

P.39/FM8P73B

FEELING

TECHNOLOGY

BTRSC

Test Bit in R, Skip if Clear

Syntax:

BTRSC R, b

Operands:

 R  0x6F

 b  7

Operation:

Skip if R<b> = 0

Status Affected:

None

Description:

If bit ‘b’ in register ‘R’ is 0 then the next instruction is skipped.

If bit ‘b’ is 0 then next instruction fetched during the current instruction execution is

discarded, and a NOP is executed instead making this a 2-cycle instruction.

Cycles:

1/2

BTRSS

Test Bit in R, Skip if Set

Syntax:

BTRSS R, b

Operands:

 R  0x6F

 b  7

Operation:

Skip if R<b> = 1

Status Affected:

None

Description:

If bit ‘b’ in register ‘R’ is ‘1’ then the next instruction is skipped.

If bit ‘b’ is ‘1’, then the next instruction fetched during the current instruction execution, is

discarded and a NOP is executed instead, making this a 2-cycle instruction.

Cycles:

1/2

CALL

Subroutine Call

Syntax:

CALL I

Operands:

 I  0x3FF

Operation:

PC + 1  Top of Stack,

I  PC<9:0>

Status Affected:

None

Description:

Subroutine call. First, return address (PC+1) is pushed onto the stack. The 10-bit

immediate address is loaded into PC bits <9:0>.

Cycles:

CLRA

Clear ACC

Syntax:

CLRA

Operands:

None

Operation:

00h  ACC;

1  Z

Status Affected:

Description:

The ACC register is cleared. Zero bit (Z) is set.

Cycles:

CLRR

Clear R

Syntax:

CLRR R

Operands:

 R  0x6F

Operation:

00h  R;

1  Z

Status Affected:

Description:

The contents of register ‘R’ are cleared and the Z bit is set.

Cycles:

SYNPWM Datasheet(PDF) 39 Page - Feeling Technology Corp.

SYNPWM Datasheet(HTML) 39 Page - Feeling Technology Corp.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57

Datasheet Descarga

Enlace URL