| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AR8327-AL1A-R Datasheet(PDF) 62 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AR8327-AL1A-R Datasheet(HTML) 62 Page - List of Unclassifed Manufacturers |
|
62 / 394 page ![]() 62 • AR8327/AR8327N Seven-port Gigabit Ethernet Switch Atheros Communications, Inc. 62 • June 2011 COMPANY CONFIDENTIAL Table 3-7 summarizes the PORT6 PAD MODE CTRL Registers. Table 3-7. PORT6 PAD MODE CTRL Register Bit R/W Inital Value Mnemonic Description 31:27 R/O 0 Reserved 26 R/W 0 Mac6_rgmii_en 1'b1 mac6 connected to cpu through RGMII interface 25 R/W 0 Mac6_rgmii_txclk_delay_en 1'b1 RGMII interface txclk(input from cpu) will be delay, delay value depend on bit23:bit22 24 R/W 0 Mac6_rgmii_rxclk_delay_en 1'b1 RGMII interface rxclk delay. 1000M: delay 2ns output to cpu 10/100M: delay value depend on bit21:bit20 23:22 R/W 0 Mac6_rgmii_txclk_delay_sel 2'b11 ~ 2'b00 Control the delay value of RGMII interface txclk,2'b11 has the max delay 21:20 R/W 0 Mac6_rgmii_rxclk_delay_sel 2'b11 ~ 2'b00 Control the delay value of RGMII interface rxclk,2'b11 has the max delay 19 R/O 0 RESERVED 18 R/O 0 Phy4_mii_en 1'b1 phy4 connected to cpu through MII interface 17 R/O 0 Phy4_rgmii_en 1'b1 phy4 connected to cpu through RMII interface 16 R/O 0 Phy4_gmii_en 1'b1 phy4 connected to cpu through GMII interface 15 R/O 0 RESERVED 14 R/W 0 Mac6_phy_gmii_en 1'b1 mac6 connected to cpu through GMII interface, phy mode 13 R/W 0 Mac6_phy_gmii_txclk_sel 1'b1 select invert clock input for port6 phymode, GMII interface txclk 12 R/W 0 Mac6_phy_gmii_rxclk_sel 1'b1 select invert clock output for port6 phymode or PHY 4, GMII interface rxclk 11 R/W 0 Mac6_phy_mii_pipe_rxclk_sel 1'b1 select clock edge for rxpipe,default is invert 10 R/W 0 Mac6_phy_mii_en 1'b1 mac6 connected to cpu through MII interface, phy mode 9 R/W 0 Mac6_phy_mii_txclk_sel 1'b1 select invert clock output for port6 phymode ,MII interface txclk 8 R/W 0 Mac6_phy_mii_rxclk_sel 1'b1 select invert clock output for port6 phymode ,MII interface rxclk 7 R/W 0 Mac6_sgmii_en 6 R/W 0 Mac6_mac_gmii_en 1'b1 mac6 connected to cpu through GMII interface, mac mode |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |