Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

LPC47M192 Datasheet(PDF) 40 Page - SMSC Corporation

No. de pieza LPC47M192
Descripción Electrónicos  LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  SMSC [SMSC Corporation]
Página de inicio  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M192 Datasheet(HTML) 40 Page - SMSC Corporation

Back Button LPC47M192 Datasheet HTML 36Page - SMSC Corporation LPC47M192 Datasheet HTML 37Page - SMSC Corporation LPC47M192 Datasheet HTML 38Page - SMSC Corporation LPC47M192 Datasheet HTML 39Page - SMSC Corporation LPC47M192 Datasheet HTML 40Page - SMSC Corporation LPC47M192 Datasheet HTML 41Page - SMSC Corporation LPC47M192 Datasheet HTML 42Page - SMSC Corporation LPC47M192 Datasheet HTML 43Page - SMSC Corporation LPC47M192 Datasheet HTML 44Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 228 page
background image
SMSC DS – LPC47M192
Page 40
Rev. 03/30/05
DATASHEET
BITS 1 – 2 DATA RATE SELECT
These bits control the data rate of the floppy controller. See Table 8 for the settings corresponding to the individual
data rates. The data rate select bits are
unaffected by
a software reset, and are set to 250 Kbps after a
hardware reset.
BITS 3 – 6 UNDEFINED
Always read as a logic “1”
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force Disk Change Register (see Runtime Register at offset 0x1E).
Model 30 Mode
7
6
5
4
3
2
1
0
DSK CHG
0
0
0
DMAEN NOPREC DRATE
SEL1
DRATE
SEL0
RESET
COND.
N/A
0
0
0
0
0
1
0
BITS 0 – 1 DATA RATE SELECT
These bits control the data rate of the floppy controller. See Table 8 for the settings corresponding to the individual
data rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware
reset.
BIT 2 NOPREC
This bit reflects the value of NOPREC bit set in the CCR register.
BIT 3 DMAEN
This bit reflects the value of DMAEN bit set in the DOR register bit 3.
BITS 4 – 6 UNDEFINED
Always read as a logic “0”
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force Disk Change Register (see Runtime Register at offset 0x1E).
CONFIGURATION CONTROL REGISTER (CCR)
Address 3F7 WRITE ONLY
PC/AT and PS/2 Modes
7
6
5
4
3
2
1
0
0
0
0
0
0
0
DRATE
SEL1
DRATE
SEL0
RESET
COND.
N/A
N/A
N/A
N/A
N/A
N/A
1
0
BIT 0 and 1 DATA RATE SELECT 0 and 1
These bits determine the data rate of the floppy controller. See Table 8 for the appropriate values.
BIT 2 – 7 RESERVED
Should be set to a logical “0”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com