| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADCMP607BCPZ-R2 Datasheet(PDF) 7 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADCMP607BCPZ-R2 Datasheet(HTML) 7 Page - Analog Devices |
|
7 / 14 page ![]() Data Sheet ADCMP606/ADCMP607 Rev. C | Page 7 of 14 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS Q 1 VEE 2 VP 3 Q 6 VCCI/VCCO 5 VN 4 ADCMP606 TOP VIEW (Not to Scale) Figure 3. ADCMP606 Pin Configuration Table 5. ADCMP606 (6-Lead SC70) Pin Function Descriptions Pin No. Mnemonic Description 1 Q Noninverting Output. Q is at logic high if the analog voltage at the noninverting input, VP, is greater than the analog voltage at the inverting input, VN. 2 VEE Negative Supply Voltage. 3 VP Noninverting Analog Input. 4 VN Inverting Analog Input. 5 VCCI/VCCO Input Section Supply/Output Section Supply. Shared pin. 6 Q Inverting Output. Q is at logic low if the analog voltage at the noninverting input, VP, is greater than the analog voltage at the inverting input, VIN. VCCO VCCI VEE VEE LE/HYS SDN 9 8 7 1 2 3 ADCMP607 TOP VIEW NOTES 1. EXPOSED PAD. IF CONNECTED, THE EPAD MUST BE CONNECTED TO VEE. THE METALLIC BACK SURFACE OF THE PACKAGE IS ELECTRICALLY CONNECTED TO VEE. IT CAN BE LEFT FLOATING BECAUSE PIN 3, PIN 5, PIN 9, AND PIN 11 PROVIDE ADEQUATE ELECTRICAL CONNECTION. IT CAN ALSO BE SOLDERED TO THE APPLICATION BOARD IF IMPROVED THERMAL AND/OR MECHANICAL STABILITY IS DESIRED. Figure 4. ADCMP607 Pin Configuration Table 6. ADCMP607 (12-Lead LFCSP) Pin Function Descriptions Pin No. Mnemonic Description 1 VCCO Output Section Supply. 2 VCCI Input Section Supply. 3, 5, 9, 11 VEE Negative Supply Voltage. 4 VP Noninverting Analog Input. 6 VN Inverting Analog Input. 7 SDN Shutdown. Drive this pin low to shut down the device. 8 LE/HYS Latch/Hysteresis Control. Bias with resistor or current for hysteresis adjustment; drive low to latch. 10 Q Inverting Output. Q is at logic low if the analog voltage at the noninverting input, VP, is greater than the analog voltage at the inverting input, VN, if the comparator is in compare mode. 12 Q Noninverting Output. Q is at logic high if the analog voltage at the noninverting input, VP, is greater than the analog voltage at the inverting input, VN, if the comparator is in compare mode. EPAD Exposed Pad. If connected, the EPAD must be connected to VEE. The metallic back surface of the package is electrically connected to VEE. It can be left floating because Pin 3, Pin 5, Pin 9, and Pin 11 provide adequate electrical connection. It can also be soldered to the application board if improved thermal and/or mechanical stability is desired. |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |