| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CYUSB3314 Datasheet(PDF) 4 Page - Cypress Semiconductor |
|
|
|||||||||||||||||||||||||||||
CYUSB3314 Datasheet(HTML) 4 Page - Cypress Semiconductor |
|
4 / 43 page ![]() CYUSB330x/CYUSB331x CYUSB332x/CYUSB230x Document Number: 001-73643 Rev. *R Page 4 of 43 Architecture Overview The Block Diagram on page 2 shows the HX3 architecture. HX3 consists of two independent hub controllers (SS and USB 2.0), the Cortex-M0 CPU subsystem, an I2C interface, and port controller blocks. SS Hub Controller This block supports the SS hub functionality based on the USB 3.0 specification. The SS hub controller supports the following: ■ SS link power management (U0, U1, U2, U3 states) ■ Full-duplex data transmission USB 2.0 Hub Controller This block supports the LS, FS, and HS hub functionalities. It includes the repeater, frame timer, and four transaction trans- lators. The USB 2.0 hub controller block supports the following: ■ USB 2.0 link power management (L0, L1, L2, L3 states) ■ Suspend, resume, and remote wake-up signaling ■ Multi-TT (one TT for each DS port) CPU The ARM Cortex-M0 CPU subsystem is used for the following functions: ■ System configuration and initialization ■ Battery charging control ■ Vendor-specific commands for the USB-to-I2C bridge ■ String-descriptor support ■ Suspend status indicator ■ Shared Link support in embedded systems I2C Interface The I2C interface in HX3 supports the following: ■ I2C Slave, Master, and Multi-master configurations ❐ Configure HX3 by an external I2C master in I2C slave mode ❐ Configure HX3 from an I2C EEPROM ❐ Multi-master mode to share EEPROM with other I2C masters ■ In-System Programming of the I2C EEPROM from HX3’s US port Port Controller The port controller block controls DS port power to comply with the BC v1.2 and USB 3.0 specifications. This block also controls the US port power in the ACA-Dock mode. Control signals for external power switches are implemented within the chip. HX3 controls the external power switches at power-on to reduce in-rush current. The port controller block supports the following: ■ Overcurrent detection ■ SS and USB 2.0 port indicators for each DS port ■ Ganged and individual power control modes ■ Automatic port numbering based on active ports Applications ■ Standalone hubs ■ PC and tablet motherboards ■ Docking station ■ Hand-held cradles ■ Monitors ■ Digital TVs ■ Set-top boxes ■ Printers |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |