 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ATSAMB11XR Datasheet(PDF) 56 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
ATSAMB11XR Datasheet(HTML) 56 Page - Microchip Technology |
|
|
56 / 87 page  Table 10-10. SPI Slave Timing Parameters (1) Parameter Symbol Min. Max. Units Clock Input Frequency (2) fSCK 2 MHz Clock Low Pulse Width tWL 55 ns Clock High Pulse Width tWH 55 Clock Rise Time tLH 0 7 Clock Fall Time tHL 0 7 TXD Output Delay(3) tODLY 7 28 RXD Input Setup Time tISU 5 RXD Input Hold Time tIHD 10 SSN Input Setup Time tSUSSN 5 SSN Input Hold Time tHDSSN 10 Note: 1. Timing is applicable to all SPI modes. 2. Maximum clock frequency specified is limited by the SPI Slave interface internal design. Actual maximum clock frequency can be lower and depends on the specific PCB layout. 3. Timing based on 15 pF output loading. 10.9.3 SPI Master Timing The SPI Master Timing is provided in the following figure and table. ATSAMB11XR/ZR © 2017 Microchip Technology Inc. Datasheet Preliminary DS70005342A-page 56 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
