SPC56EL70L3 datasheet(112/128 Pages) STMICROELECTRONICS

No. de pieza	SPC56EL70L3

Descripción Electrónicos	4 KB instruction cache with error detection code

PDF	128 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

112 / 128 page

Electrical characteristics

SPC56EL70L3, SPC56EL70L5,PC564L70L3, SPC564L70L5

112/128

DocID023953 Rev 5

Figure 25. JTAG boundary scan timing

3.20.4

Nexus timing

TCK

Output

Signals

Input

Signals

Output

Signals

Table 37. Nexus debug port timing(1)

No.

Symbol

Parameter

Conditions

Min

Max

Unit

1tMCYC

D MCKO Cycle Time

—

15.6

—

2tMDC

D MCKO Duty Cycle

—

3tMDOV

D MCKO Low to MDO, MSEO, EVTO Data Valid(2)

—–0.1

0.25

tMCYC

4tEVTIPW

D EVTI Pulse Width

—

4.0

—

tTCYC

5tEVTOPW

D EVTO Pulse Width

—

tMCYC

6tTCYC

D TCK Cycle Time(3)

—

62.5

—

7tTDC

D TCK Duty Cycle

—

8tNTDIS, tNTMSS D TDI, TMS Data Setup Time

—

9tNTDIH, tNTMSH D TDI, TMS Data Hold Time

—

tJOV

D TCK Low to TDO Data Valid

—

1. JTAG specifications in this table apply when used for debug functionality. All Nexus timing relative to MCKO is measured

from 50% of MCKO and 50% of the respective signal.

2. For all Nexus modes except DDR mode, MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.

SPC56EL70L3 Datasheet(PDF) 112 Page - STMicroelectronics

SPC56EL70L3 Datasheet(HTML) 112 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL