| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CS89712 Datasheet(PDF) 151 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS89712 Datasheet(HTML) 151 Page - Cirrus Logic |
|
151 / 170 page ![]() CS89712 DS502PP2 151 TIMING CHARACTERISTICS Note: All SDRAM 36 MHz timings are for SDRAM operation. The values for 36 MHz assume 1 wait state, the 18 MHz values have 0 wait states. Characteristics Symbol 18 MHz 36 MHz Units Min Max Min Max Negative strobe (nCS[0:5]) zero wait state read access time tnCSRD TBD TBD TBD Negative strobe (nCS[0:5]) zero wait state write access time tnCSWR TBD TBD TBD Sequential expansion burst mode read access time tEXBST TBD TBD TBD SDRAM cycle time tRC TBD - TBD TBD Access time from RAS tRAC TBD - TBD TBD RAS precharge time tRP TBD - TBD TBD CAS pulse width tCAS TBD - TBD TBD CAS precharge in page mode tCP TBD - TBD TBD Page mode cycle time tPC TBD - TBD TBD CAS set-up time for auto refresh tCSR TBD - TBD TBD RAS pulse width tRAS TBD - TBD TBD |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |