 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TNETV2685FIBZUT11 Datasheet(PDF) 128 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TNETV2685FIBZUT11 Datasheet(HTML) 128 Page - Texas Instruments |
|
|
128 / 190 page  TMS320DM647 TMS320DM648 SPRS372H – MAY 2007 – REVISED APRIL 2012 www.ti.com 6.13 Universal Asynchronous Receiver/Transmitter (UART) The device has a UART peripheral. The UART has the following features: • 16-byte storage space for both the transmitter and receiver FIFOs • 1, 4, 8, or 14 byte selectable receiver FIFO trigger level for autoflow control and DMA • DMA signaling capability for both received and transmitted data • Programmable auto-rts and auto-cts for autoflow control • Frequency pre-scale values from 1 to 65, 535 to generate appropriate baud rates • Prioritized interrupts • Programmable serial data formats – 5, 6, 7, or 8-bit characters – Even, odd, or no parity bit generation and detection – 1, 1.5, or 2 stop bit generation • False start bit detection • Line break generation and detection • Internal diagnostic capabilities – Loopback controls for communications link fault isolation – Break, parity, overrun, and framing error simulation • Modem control functions (CTS, RTS). The UART registers are listed in Table 6-57 . 6.13.1 UART Peripheral Register Description(s) Table 6-57. UART Register Descriptions HEX ADDRESS RANGE ACRONYM REGISTER NAME 0x0204 7000 RBR UART Receiver Buffer Register (Read Only) 0x0204 7000 THR UART Transmitter Holding Register (Write Only) 0x0204 7004 IER UART Interrupt Enable Register 0x0204 7008 IIR UART Interrupt Identification Register (Read Only) 0x0204 7008 FCR UART FIFO Control Register (Write Only) 0x0204 700C LCR UART Line Control Register 0x0204 7010 MCR UART Modem Control Register 0x0204 7014 LSR UART Line Status Register 0x0204 7018 - Reserved 0x0204 701C - Reserved 0x0204 7020 DLL UART Divisor Latch (LSB) 0x0204 7024 DLH UART Divisor Latch (MSB) 0x0204 7028 PID Peripheral Identification Register 0x0204 702C Reserved 0x0204 7030 PWREMU_MGMT UART Power and Emulation Management Register 0x0204 7034 MDR Mode Definition Register 0x0204 7038 - 0x0204 73FF - Reserved 128 Peripheral Information and Electrical Specifications Copyright © 2007–2012, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM647 TMS320DM648 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
