Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

STM32F756VG Datasheet(PDF) 160 Page - STMicroelectronics

No. de pieza STM32F756VG
Descripción Electrónicos  Up to 25 communication interfaces
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F756VG Datasheet(HTML) 160 Page - STMicroelectronics

Back Button STM32F756VG Datasheet HTML 156Page - STMicroelectronics STM32F756VG Datasheet HTML 157Page - STMicroelectronics STM32F756VG Datasheet HTML 158Page - STMicroelectronics STM32F756VG Datasheet HTML 159Page - STMicroelectronics STM32F756VG Datasheet HTML 160Page - STMicroelectronics STM32F756VG Datasheet HTML 161Page - STMicroelectronics STM32F756VG Datasheet HTML 162Page - STMicroelectronics STM32F756VG Datasheet HTML 163Page - STMicroelectronics STM32F756VG Datasheet HTML 164Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 228 page
background image
Electrical characteristics
STM32F756xx
160/228
DocID027589 Rev 4
Refer to Section 5.3.17: I/O port characteristics for more details on the input/output alternate
function characteristics (CK, SD, WS).
Note:
Refer to RM0385 reference manual I2S section for more details on the sampling frequency
(FS).
fMCK, fCK, and DCK values reflect only the digital peripheral behavior. The values of these
parameters might be slightly impacted by the source clock precision. DCK depends mainly
on the value of ODD bit. The digital contribution leads to a minimum value of
(I2SDIV/(2*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2*I2SDIV+ODD). FS
maximum value is supported for each mode/condition.
Table 77. I2S dynamic characteristics(1)
Symbol
Parameter
Conditions
Min
Max
Unit
fMCK
I2S Main clock output
-
256x8K
256xFs(2)
MHz
fCK
I2S clock frequency
Master data: 32 bits
-
64xFs
MHz
Slave data: 32 bits
-
64xFs
DCK
I2S clock frequency duty cycle Slave receiver
30
70
%
tv(WS)
WS valid time
Master mode
-
5
ns
th(WS)
WS hold time
Master mode
0
-
tsu(WS)
WS setup time
Slave mode
5
-
ns
Slave mode
PCM short pulse mode(3)
3-
th(WS)
WS hold time
Slave mode
0
-
Slave mode
PCM short pulse mode(3)
2-
tsu(SD_MR)
Data input setup time
Master receiver
5
-
tsu(SD_SR)
Slave receiver
1
-
th(SD_MR)
Data input hold time
Master receiver
5
-
th(SD_SR)
Slave receiver
1.5
-
tv(SD_ST)
Data output valid time
Slave transmitter (after enable edge)
-
16
tv(SD_MT)
Master transmitter (after enable edge)
-
3.5
th(SD_ST)
Data output hold time
Slave transmitter (after enable edge)
5
-
th(SD_MT)
Master transmitter (after enable edge)
0
-
1. Guaranteed by characterization results.
2. The maximum value of 256xFs is 45 MHz (APB1 maximum frequency).
3. Measurement done with respect to I2S_CK rising edge.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com