RM0352 datasheet(129/138 Pages) STMICROELECTRONICS

129 / 138 page

DocID024647 Rev 1

129/138

RM0352

UART (universal asynchronous receive transmit)

137

Program the control registers as follows:

Disable the UART.

Wait for the end of transmission or reception of the current character.

Flush the transmit FIFO by setting the FEN bit to 0 in the line control register,

UARTLCR_H in

Section 12.6.7 on page 126.

Reprogram the UARTCR register.

Enable the UART.

12.6.9

Interrupt FIFO level select register, UARTIFLS

The UARTIFLS register is the interrupt FIFO level select register. You can use this register

to define the FIFO level that triggers the assertion of UARTTXINTR and UARTRXINTR.

The interrupts are generated based on a transition through a level rather than being based

on the level. That is, the interrupts are generated when the fill level progresses through the

trigger level.

The bits are reset so that the trigger level is when the FIFOs are at the half-way mark.

Table 126 lists the register bit assignments.

Table 126. UARTIFLS register

Bits

Name

Function

15:6

RESERVED, do not modify, read as zero.

5:3

RXIFLSEL

Receive interrupt FIFO level select. The trigger points for the receive interrupt are as follows:

b000 = receive FIFO becomes

≥ 1/8 full

b001 = receive FIFO becomes

≥ 1/4 full

b010 = receive FIFO becomes

≥ 1/2 full

b011 = receive FIFO becomes

≥ 3/4 full

b100 = receive FIFO becomes

≥ 7/8 full

b101 - b111 = RESERVED.

2:0

TXIFLSEL

Transmit interrupt FIFO level select. The trigger points for the transmit interrupt are as follows:

b000 = transmit FIFO becomes

≤ 1/8 full

b001 = transmit FIFO becomes

≤ 1/4 full

b010 = transmit FIFO becomes

≤ 1/2 full

b011 = transmit FIFO becomes

≤ 3/4 full

b100 = transmit FIFO becomes

≤ 7/8 full

b101 - b111 = RESERVED.

RM0352 Datasheet(PDF) 129 Page - STMicroelectronics

RM0352 Datasheet(HTML) 129 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL