4

www.fairchildsemi.com

AC Test Conditions

Output Load

1 TTL Gate and C

Input Rise and Fall Times

≤5 ns

Input Pulse Levels

0.45V to 2.4V

Timing Measurement Reference Level

Inputs

0.8V and 2V

Outputs

0.8V and 2V

Note 1: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of

the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions

for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 5: TRI-STATE may be attained using OE or CE .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1

µF ceramic capacitor be used on every device

Note 9: V

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns Max.

t

OH

t

DF

Notes 4, 5

t

CF

Notes 4, 5

t

ACC

Note 3

t

OE

Note 3

High Z

2.0V

0.8V

Output

2.0V

0.8V

OE

2.0V

0.8V

CE

2.0V

0.8V

Adresses

High Z

Addresses Valid

t

CE

DS011093-4