ST10F276Z5 datasheet(197/239 Pages) STMICROELECTRONICS

No. de pieza	ST10F276Z5

Descripción Electrónicos	16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM

PDF	239 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

197 / 239 page

ST10F276Z5

Electrical characteristics

197/239

23.8.2

Definition of internal timing

The internal operation of the ST10F276Z5 is controlled by the internal CPU clock fCPU. Both

edges of the CPU clock can trigger internal (for example pipeline) or external (for example

bus cycles) operations.

The specification of the external timing (AC Characteristics) therefore depends on the time

between two consecutive edges of the CPU clock, called “TCL”.

The CPU clock signal can be generated by different mechanisms. The duration of TCL and

its variation (and also the derived external timing) depends on the mechanism used to

generate fCPU.

This influence must be regarded when calculating the timings for the ST10F276Z5.

The example for PLL operation shown in Figure 52 refers to a PLL factor of 4.

The mechanism used to generate the CPU clock is selected during reset by the logic levels

on pins P0.15-13 (P0H.7-5).

Figure 52.

Generation mechanisms for the CPU clock

TCL TCL

fCPU

fXTAL

fCPU

fXTAL

Phase locked loop operation

Direct clock drive

TCL

fCPU

fXTAL

Prescaler operation

ST10F276Z5 Datasheet(PDF) 197 Page - STMicroelectronics