MPC8640DEC datasheet(111/140 Pages) FREESCALE

No. de pieza	MPC8640DEC

Descripción Electrónicos	Integrated Host Processor Hardware Specifications

PDF	140 Pages

Scroll/Zoom	100%

Fabricante Electrónico	FREESCALE [Freescale Semiconductor, Inc]

Página de inicio	http://www.freescale.com

Logo

111 / 140 page

MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications, Rev. 1

Freescale Semiconductor

111

Clocking

18.3

e600 to MPX clock PLL Ratio

Table 68 describes the clock ratio between the platform and the e600 core clock. This ratio is determined

by the binary value of LDP[0:3], LA[27](cfg_core_pll[0:4] - reset config name) at power up, as shown in

Table 68.

18.4

Frequency Options

18.4.1

SYSCLK to Platform Frequency Options

Table 69 shows some SYSCLK frequencies and the expected MPX frequency values based on the MPX

clock to SYSCLK ratio. Note that frequencies between 400 MHz and 500 MHz are NOT supported on the

0010

2:1

0011

3:1

0100

4:1

0101

5:1

0110

6:1

0111

Reserved

1000

8:1

1001

Reserved

Table 68. e600 Core to MPX Clock Ratio

Binary Value of

LDP[0:3], LA[27] Signals

e600 core: MPX Clock Ratio

01000

2:1

01100

2.5:1

10000

3:1

11100

Reserved

10100

Reserved

01110

Reserved

Table 67. MPX:SYSCLK Ratio

Binary Value of

LA[28:31]

Signals

MPX:SYSCLK Ratio

MPC8640DEC Datasheet(PDF) 111 Page - Freescale Semiconductor, Inc

MPC8640DEC Datasheet(HTML) 111 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL