SH7708 datasheet(260/633 Pages) RENESAS

260 / 633 page

242

Address Multiplexing: When areas 2 and 3 are designated as DRAM space, address multiplexing

is always performed in accesses to DRAM. This enables DRAM, which requires row and column

address multiplexing, to be connected directly to the SH7708 Series without using an external

address multiplexer circuit. Any of the four multiplexing methods shown below can be selected by

setting bits AMX1 and AMX0 in MCR for area 3 DRAM, or bits AMX1 and AMX0 in DCR for

area 2 DRAM. The relationship between bits AMX1 and AMX0 and address multiplexing is

shown in table 10.12. The address output pins subject to address multiplexing are A15 to A1. Pins

A25 to A16 carry the original address.

Table 10.12 Relationship between AMX1-0 and Address Multiplexing

Setting

Number of Column

AMX1

AMX0

Address Bits

Output Timing

External Address Pins

8 bits

Column address

A1 to A14

A15

Row address

A9 to A22

A23

9 bits

Column address

A1 to A14

A15

Row address

A10 to A23

A24

10 bits

Column address

A1 to A14

A15

Row address

A11 to A24

A25

11 bits

Column address

A1 to A14

A15

Row address

A12 to A25

A15

SH7708 Datasheet(PDF) 260 Page - Renesas Technology Corp

SH7708 Datasheet(HTML) 260 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL