SH7708 datasheet(227/633 Pages) RENESAS

227 / 633 page

209

• For Normal Memory

Description

Bit 4: A1-2W0

Bit 3: A1-2W0

Inserted Wait States

WAIT Pin

Ignored

Enabled

Enabled (Initial value)

• For DRAM, Synchronous DRAM

Description

Bit 4: A1-2W0

Bit 3: A1-2W0

DRAM:

CAS Assert Period

SDRAM: CAS Latency

(Initial value)

Bits 2 to 0—Area 0 Wait Control (A0W2, A0W1, A0W0): These bits specify the number of wait

states inserted in physical space area 0. They also specify the burst pitch for burst transfer.

Description

First Cycle

Burst Cycle

(Excluding First Cycle)

Bit 2:

A0W2

Bit 1:

A0W1

Bit 0:

A0W0

Inserted

Wait States

WAIT Pin

Number of States

Per Data Transfer

WAIT Pin

Ignored

Enabled

10 (Initial value) Enabled

Enabled

10.2.5

Individual Memory Control Register (MCR)

The individual memory control register (MCR) is a 16-bit read/write register that specifies

RAS

and

CAS timing and burst control for DRAM (area 3 only), synchronous DRAM (areas 2 and 3),

SH7708 Datasheet(PDF) 227 Page - Renesas Technology Corp

SH7708 Datasheet(HTML) 227 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL