H8S2245 datasheet(175/818 Pages) RENESAS

175 / 818 page

Section 6 Bus Controller

Rev.3.00 Mar. 26, 2007 Page 133 of 772

REJ09B0355-0300

6.1.3

Pin Configuration

Table 6.1 summarizes the pins of the bus controller.

Table 6.1

Bus Controller Pins

Name

Symbol

I/O

Function

Address strobe

Output

Strobe signal indicating that address output on

address bus is enabled.

Read

Output

Strobe signal indicating that external space is

being read.

High write

HWR

Output

Strobe signal indicating that external space is

to be written, and upper half (D

15 to D8) of data

bus is enabled.

Low write

LWR

Output

Strobe signal indicating that external space is

to be written, and lower half (D

7 to D0) of data

bus is enabled.

Chip select 0

CS0

Output

Strobe signal indicating that area 0 is selected.

Chip select 1

CS1

Output

Strobe signal indicating that area 1 is selected.

Chip select 2

CS2

Output

Strobe signal indicating that area 2 is selected.

Chip select 3

CS3

Output

Strobe signal indicating that area 3 is selected.

Wait

WAIT

Input

Wait request signal when accessing external

3-state access space.

Bus request

BREQ

Input

Request signal that releases bus to external

device.

Bus request acknowledge

BACK

Output

Acknowledge signal indicating that bus has

been released.

Bus request output

BREQO

Output

External bus request signal used when

internal bus master accesses external space

when external bus is released.

H8S2245 Datasheet(PDF) 175 Page - Renesas Technology Corp

H8S2245 Datasheet(HTML) 175 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL