| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
M32C/8B Datasheet(PDF) 282 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/8B Datasheet(HTML) 282 Page - Renesas Technology Corp |
|
282 / 406 page ![]() Under development M32C/8B Group 18. A/D Converter Preliminary specification Specifications in this manual are tentative and subject to change. REJ09B0450-0050 Rev.0.50 Oct 31, 2008 Page 265 of 385 18.1.6 Multi-Port Single Sweep Mode In multi-port single sweep mode, analog voltage applied to 16 selected pins is converted to a digital code once for each pin. Set the DUS bit in the AD0CON3 register to 1 (DMAC operating mode used). Table 18.9 lists specifications of multi-port single sweep mode. Table 18.9 Multi-Port Single Sweep Mode Specifications Item Specification Function Analog voltage applied to the 16 selected pins is repeatedly converted once for each pin in the following order: AN_0 to AN_7 → ANi_0 to ANi_7 (i = 0, 2, 15) Analog input pins Select one of the following. • AN_0 → AN_1 → . . . → AN_7 → AN0_0 → AN0_1→ . . . → AN0_7 • AN_0 → AN_1 → . . . → AN_7 → AN2_0 → AN2_1→ . . . → AN2_7 • AN_0 → AN_1 → . . . → AN_7 → AN15_0 → AN15_1→ . . . → AN15_7 The following register settings determine which pins are used: Bits MPS11 and MPS10 in the AD0CON4 register Start condition Software trigger is selected (TRG bit in the AD0CON0 register = 0): • The ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts) External trigger, hardware trigger is selected (TRG bit = 1): • TRG0 bit in the AD0CON2 register = 0 The falling edge is detected on the ADTRG pin after the ADST bit is set to 1 • TRG0 bit = 1 Timer B2 interrupt request of three-phase motor control timer function (after the ICTB2 register completes counting) is generated after the ADST bit is set to 1. Stop condition • A sequence of A/D conversions is completed (the ADST bit becomes 0 when software trigger is selected) • Set the ADST bit to 0 by a program (A/D conversion stops) Interrupt request generation timing An interrupt request is generated every time each A/D conversion is completed (Set the DUS bit in the AD0CON3 register to 1) Reading A/D conversion result A/D conversion result is stored into the AD00 register after A/D conversion is completed. Then, DMAC transfers the data from the AD00 register to a given memory space. Refer to 13. DMAC for DMAC settings. (Set the DUS bit in the AD0CON3 register to 1) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |