Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

M32C/8B Datasheet(PDF) 361 Page - Renesas Technology Corp

No. de pieza M32C/8B
Descripción Electrónicos  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  RENESAS [Renesas Technology Corp]
Página de inicio  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8B Datasheet(HTML) 361 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 357Page - Renesas Technology Corp M32C/8B Datasheet HTML 358Page - Renesas Technology Corp M32C/8B Datasheet HTML 359Page - Renesas Technology Corp M32C/8B Datasheet HTML 360Page - Renesas Technology Corp M32C/8B Datasheet HTML 361Page - Renesas Technology Corp M32C/8B Datasheet HTML 362Page - Renesas Technology Corp M32C/8B Datasheet HTML 363Page - Renesas Technology Corp M32C/8B Datasheet HTML 364Page - Renesas Technology Corp M32C/8B Datasheet HTML 365Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 361 / 406 page
background image
Under development
M32C/8B Group
24. Electrical Characteristics
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 344 of 385
Figure 24.5
VCC1 = VCC2 = 5 V Timing Diagram (3)
VCC1=VCC2=5V
Memory Expansion Mode and Microprocessor Mode
(when accessing an external memory space)
NOTES:
1. Values guaranteed only when the MCU is used stand-alone.
A maximum of 35 ns is guaranteed for td(BCLK-AD) + tsu(DB-BCLK).
2. Varies with operation frequency:
tac1(RD-DB) = (tcyc / 2 x m - 35) ns.max (if external bus cycle a
φ + bφ, m = (b x 2) + 1)
tac1(AD-DB) = (tcyc x n - 35) ns.max (if external bus cycle a
φ + bφ, n = a + b)
Read Timing (1
φ + 1φ Bus Cycle)
Write Timing (1
φ + 1φ Bus Cycle)
NOTES:
3. Varies with operation frequency:
td(DB-WR) = (tcyc x m - 20) ns.min
( if external bus cycle a
φ + bφ, m = b)
th(WR-DB) = (tcyc / 2 - 10) ns.min
th(WR-AD) = (tcyc / 2 - 10) ns.min
th(WR-CS) = (tcyc / 2 - 10) ns.min
tw(WR) = (tcyc / 2 x n - 15) ns.min
( if external bus cycle a
φ + bφ, n = (b x 2) - 1)
Measurement Conditions:
- VCC1 = VCC2 = 4.2 to 5.5 V
- Input high and low voltage: VIH = 2.5 V, VIL = 0.8 V
- Output high and low voltage: VOH = 2.0 V, VOL = 0.8 V
tcyc=
109
f(BCLK)
BCLK
CSi
ADi
BHE
DBi
th(BCLK-CS)
-3ns.min
td(BCLK-CS)
18ns.max(1)
tcyc
td(BCLK-AD)
18ns.max(1)
th(WR-AD)(3)
th(BCLK-WR)
-5ns.min
td(DB-WR)(3)
th(BCLK-AD)
-3ns.min
td(BCLK-WR)
18ns.max
tw(WR)(3)
th(WR-DB)(3)
th(WR-CS)(3)
WR,WRL,WRH
BCLK
CSi
ADi
BHE
RD
DBi
th(BCLK-CS)
-3ns.min
th(RD-CS)
0ns.min
td(BCLK-CS)
18ns.max(1)
tcyc
td(BCLK-AD)
18ns.max(1)
18ns.max
td(BCLK-RD)
th(RD-AD)
0ns.min
th(BCLK-RD)
-5ns.min
tac1(RD-DB)(2)
tac1(AD-DB)(2)
Hi-Z
th(RD-DB)
0ns.min
tsu(DB-BCLK)
26ns.min(1)
th(BCLK-AD)
-3ns.min



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com