| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
M32C/8B Datasheet(PDF) 356 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/8B Datasheet(HTML) 356 Page - Renesas Technology Corp |
|
356 / 406 page ![]() Under development M32C/8B Group 24. Electrical Characteristics Preliminary specification Specifications in this manual are tentative and subject to change. REJ09B0450-0050 Rev.0.50 Oct 31, 2008 Page 339 of 385 Switching Characteristics (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85 °C unless otherwise specified) Table 24.27 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space) NOTES: 1. Values, which depend on BCLK frequency, can be obtained from the following equations. 109 f(BCLK) × 2 - 10 [ns] th(WR-DB) = 109 f(BCLK) × 2 - 10 [ns] th(WR-AD) = 109 f(BCLK) × 2 - 10 [ns] th(WR-CS) = 2. Values, which depend on BCLK frequency and external bus cycles, can be obtained from the following equations. 109 × n f(BCLK) × 2 - 15 [ns] (if external bus cycle is a φ + bφ, n = (b × 2) - 1) tw(WR) = 109 × m f(BCLK) - 20 [ns] (if external bus cycle is a φ + bφ, m = b) td(DB-WR) = 3. tc [ns] is added when recovery cycle is inserted. Symbol Parameter Measurement Condition Standard Unit Min. Max. td(BCLK-AD) Address output delay time See Figure 24.2 18 ns th(BCLK-AD) Address output hold time (BCLK standard) -3 ns th(RD-AD) Address output hold time (RD standard)(3) 0 ns th(WR-AD) Address output hold time (WR standard)(3) (note 1) ns td(BCLK-CS) Chip-select signal output delay time 18 ns th(BCLK-CS) Chip-select signal output hold time (BCLK standard) -3 ns th(RD-CS) Chip-select signal output hold time (RD standard)(3) 0 ns th(WR-CS) Chip-select signal output hold time (WR standard)(3) (note 1) ns td(BCLK-RD) RD signal output delay time 18 ns th(BCLK-RD) RD signal output hold time -5 ns td(BCLK-WR) WR signal output delay time 18 ns th(BCLK-WR) WR signal output hold time -5 ns td(DB-WR) Data output delay time (WR standard) (note 2) ns th(WR-DB) Data output hold time (WR standard)(3) (note 1) ns tw(WR) WR output width (note 2) ns VCC1 = VCC2 = 5V |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |