Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

L99PM72PXP Datasheet(PDF) 123 Page - STMicroelectronics

No. de pieza L99PM72PXP
Descripción Electrónicos  Advanced power management system IC with embedded LIN and high speed CAN transceiver supporting CAN Partial Networking
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99PM72PXP Datasheet(HTML) 123 Page - STMicroelectronics

Back Button L99PM72PXP Datasheet HTML 119Page - STMicroelectronics L99PM72PXP Datasheet HTML 120Page - STMicroelectronics L99PM72PXP Datasheet HTML 121Page - STMicroelectronics L99PM72PXP Datasheet HTML 122Page - STMicroelectronics L99PM72PXP Datasheet HTML 123Page - STMicroelectronics L99PM72PXP Datasheet HTML 124Page - STMicroelectronics L99PM72PXP Datasheet HTML 125Page - STMicroelectronics L99PM72PXP Datasheet HTML 126Page - STMicroelectronics L99PM72PXP Datasheet HTML 127Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 128 page
background image
L99PM72PXP
ST SPI
Doc ID 023553 Rev 3
123/128
4CAN_TO
CAN timeout, bit is set if there is no communication on
the bus for longer than tsilence
Vbat_standby Mode: CAN_TO indicates that there was a
transition from PN_TRX_selective_sleep to TRX_SLEEP
During TRX_STBY Mode (CAN_ACT = 0, Active Mode
and V1_standby Mode) this bit indicates a CAN
communication timeout. An interrupt on RxDC/NINT is
generated in this case.
Bit is latched until a
read and clear access
3
WUP
Wake up flag for Remote Wake up pattern
Bit is latched until a
read and clear access
2
WUF
Wake up flag for Remote Wake up Frame
Bit is latched until a
read and clear access
1
CAN_Silent
Online monitoring bit to see if there is silence on the bus
for longer than tsilence.
This flag shows the actual status of the CAN bus
(activity/silence). A microcontroller in Stop Mode may
check this flag periodically
Auto cleared and set
0FD_ERR
Frame Detect Error.
This bit is set at overflow of the Frame Error Counter
(FECNT) in SR5
In case of a Frame Detect Error, the device will wake up
from PN_Trx_selective_sleep
Bit is latched until a
read and clear access
Table 144.
Status register 4, bits (continued)
Bit
Name
Comment
Information storage



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com