PIC12LF1501 datasheet(209/352 Pages) MICROCHIP

209 / 352 page

 2011-2015 Microchip Technology Inc.

DS40001607D-page 209

PIC16(L)F1503

22.1

PWMx Pin Configuration

All PWM outputs are multiplexed with the PORT data

latch. The user must configure the pins as outputs by

clearing the associated TRIS bits.

22.1.1

FUNDAMENTAL OPERATION

The PWM module produces a 10-bit resolution output.

Timer2 and PR2 set the period of the PWM. The

PWMxDCL and PWMxDCH registers configure the

duty cycle. The period is common to all PWM modules,

whereas the duty cycle is independently controlled.

All PWM outputs associated with Timer2 are set when

TMR2 is cleared. Each PWMx is cleared when TMR2

is equal to the value specified in the corresponding

PWMxDCH (8 MSb) and PWMxDCL<7:6> (2 LSb) reg-

isters. When the value is greater than or equal to PR2,

the PWM output is never cleared (100% duty cycle).

22.1.2

PWM OUTPUT POLARITY

The output polarity is inverted by setting the PWMxPOL

bit of the PWMxCON register.

22.1.3

PWM PERIOD

The PWM period is specified by the PR2 register of

Timer2. The PWM period can be calculated using the

formula of Equation 22-1.

EQUATION 22-1:

PWM PERIOD

When TMR2 is equal to PR2, the following three events

occur on the next increment cycle:

•TMR2 is cleared

• The PWM output is active. (Exception: When the

PWM duty cycle = 0%, the PWM output will

remain inactive.)

• The PWMxDCH and PWMxDCL register values

are latched into the buffers.

22.1.4

PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit

value to the PWMxDCH and PWMxDCL register pair.

The PWMxDCH register contains the eight MSbs and

the PWMxDCL<7:6>, the two LSbs. The PWMxDCH

and PWMxDCL registers can be written to at any time.

Equation 22-2 is used to calculate the PWM pulse width.

Equation 22-3 is used to calculate the PWM duty cycle

ratio.

EQUATION 22-2:

PULSE WIDTH

EQUATION 22-3:

DUTY CYCLE RATIO

The 8-bit timer TMR2 register is concatenated with the

two Least Significant bits of 1/FOSC, adjusted by the

Timer2 prescaler to create the 10-bit time base. The

system clock is used if the Timer2 prescaler is set to 1:1.

Figure 22-2 shows a waveform of the PWM signal when

the duty cycle is set for the smallest possible pulse.

FIGURE 22-2:

PWM OUTPUT

Note:

Clearing the PWMxOE bit will relinquish

control of the PWMx pin.

Note:

The Timer2 postscaler is not used in the

determination of the PWM frequency. The

postscaler could be used to have a servo

update rate at a different frequency than

the PWM output.

Note:

The PWMxDCH and PWMxDCL registers

are double buffered. The buffers are

updated when Timer2 matches PR2. Care

should be taken to update both registers

before the timer match occurs.

PWM Period

PR2

 1

 4TOSC 



(TMR2 Prescale Value)

Note:

TOSC = 1/FOSC

Note:

The Timer2 postscaler has no effect on

the PWM operation.

Pulse Width

PWM x DCH :PWMxDCL<7:6>





T OSC

 (TMR2 Prescale Value)

Note:

TOSC = 1/FOSC

Duty Cycle Ratio

PW M xDC H:PWMxDCL<7:6>



4 PR2



-----------------------------------------------------------------------------------

Pulse Width

TMR2 = PR2

TMR2 =

TMR2 = PWMxDC

FOSC

PWM

Rev. 10-000023A

7/30/2013

PIC12LF1501 Datasheet(PDF) 209 Page - Microchip Technology

PIC12LF1501 Datasheet(HTML) 209 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL