PIC12LF1501 datasheet(203/352 Pages) MICROCHIP

203 / 352 page

 2011-2015 Microchip Technology Inc.

DS40001607D-page 203

PIC16(L)F1503

21.8

SSPxSTAT: SSP STATUS REGISTER

R/W-0/0

R-0/0

SMP

CKE

D/A

R/W

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Resets

‘1’ = Bit is set

‘0’ = Bit is cleared

bit 7

SMP:

SPI Data Input Sample bit

SPI Master mode:

= Input data sampled at end of data output time

= Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode

In I2C Master or Slave mode:

= Slew rate control disabled

= Slew rate control enabled

bit 6

CKE:

SPI Clock Edge Select bit (SPI mode only)

In SPI Master or Slave mode:

= Transmit occurs on transition from active to Idle clock state

= Transmit occurs on transition from Idle to active clock state

In I2C™ mode only:

= Enable input logic so that thresholds are compliant with SMBus specification

= Disable SMBus specific inputs

bit 5

D/A:

Data/Address bit (I2C mode only)

= Indicates that the last byte received or transmitted was data

= Indicates that the last byte received or transmitted was address

bit 4

Stop bit

(I2C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

= Indicates that a Stop bit has been detected last (this bit is ‘0’ on Reset)

= Stop bit was not detected last

bit 3

Start bit

(I2C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.)

= Indicates that a Start bit has been detected last (this bit is ‘0’ on Reset)

= Start bit was not detected last

bit 2

R/W:

Read/Write bit information (I2C mode only)

This bit holds the R/W bit information following the last address match. This bit is only valid from the address match

to the next Start bit, Stop bit, or not ACK bit.

In I2C Slave mode:

= Read

= Write

In I2C Master mode:

= Transmit is in progress

= Transmit is not in progress

OR-ing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Idle mode.

bit 1

UA:

Update Address bit (10-bit I2C mode only)

= Indicates that the user needs to update the address in the SSPxADD register

= Address does not need to be updated

bit 0

BF:

Buffer Full Status bit

Receive (SPI and I2C modes):

= Receive complete, SSPxBUF is full

= Receive not complete, SSPxBUF is empty

Transmit (I2C mode only):

= Data transmit in progress (does not include the ACK and Stop bits), SSPxBUF is full

= Data transmit complete (does not include the ACK and Stop bits), SSPxBUF is empty

PIC12LF1501 Datasheet(PDF) 203 Page - Microchip Technology

PIC12LF1501 Datasheet(HTML) 203 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL