MPC8280 datasheet(376/1386 Pages) FREESCALE

No. de pieza	MPC8280

Descripción Electrónicos	PowerQUICC??II Family Reference Manual

PDF	1386 Pages

Scroll/Zoom	100%

Fabricante Electrónico	FREESCALE [Freescale Semiconductor, Inc]

Página de inicio	http://www.freescale.com

Logo

376 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

9-68

Freescale Semiconductor

Figure 9-61. Outbound Message Registers (OMR

9.12.2

Door Bell Registers

The PCI bridge contains an inbound and an outbound door bell register. The registers are 32-bit. The

inbound door bell allows a remote processor to set a bit in the register from the PCI bus. This, in turn,

causes the PCI bridge to generate an interrupt to the local processor. The local processor can write to the

outbound register which causes the outbound interrupt signal INTA to assert thus interrupting the remote

processor on the PCI bus.

9.12.2.1

Outbound Doorbell Register (ODR)

ODR, described in Figure 9-62 and Table 9-48, is accessible from the PCI bus and the 60x bus in both host

and agent modes.

Field

OMSG

Reset

Undefined

R/W

Addr

0x1045A (OMR0); 0x1045E (OMR1)

Field

OMSG

Reset

Undefined

R/W

Addr

0x10458 (OMR0); 0x1045C (OMR1)

Table 9-47. OMR

x Field Descriptions

Bits

Name

Description

31–0

OMSG

Outbound message

x. Contains generic data to be passed between the local

processor and external hosts.

MPC8280 Datasheet(PDF) 376 Page - Freescale Semiconductor, Inc