AT89C51CC02CA-RATUM datasheet(101/156 Pages) ATMEL

101 / 156 page

101

AT/T89C51CC02

4126J–CAN–05/06

Table 66. CANBT2 Register

CANBT2 (S:B5h) – CAN bit Timing Registers 2

Note:

1. The CAN controller bit timing registers must be accessed only if the CAN controller is

disabled with the ENA bit of the CANGCON register set to 0.

See Figure 41.

No default value after reset.

SJW 1

SJW 0

PRS 2

PRS 1

PRS 0

Bit Number

Bit Mnemonic

Description

Reserved

The value read from this bit is indeterminate. Do not set this bit.

6 - 5

SJW1:0

Re-synchronization Jump Width

To compensate for phase shifts between clock oscillators of

different bus controllers, the controller must re-synchronize on any

relevant signal edge of the current transmission.

The synchronization jump width defines the maximum number of

clock cycles. A bit period may be shortened or lengthened by a re-

synchronization.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

3 - 1

PRS2:0

Programming Time Segment

This part of the bit time is used to compensate for the physical

delay times within the network. It is twice the sum of the signal

propagation time on the bus line, the input comparator delay and

the output driver delay.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

Tsjw = Tscl x (SJW [1..0] +1)

Tprs = Tscl x (PRS[2..0] + 1)

AT89C51CC02CA-RATUM Datasheet(PDF) 101 Page - ATMEL Corporation

AT89C51CC02CA-RATUM Datasheet(HTML) 101 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL